AD6635_EvalBoard_Schematic| Application Note
6
5
4
3
2
1
D
D
AD6635 CUSTOMER EVALUATION BOARD
CONTENTS
Page 1: AD6635 (divided into three blocks) Page 2: Input Port A, two cascaded buffers feeding AD6635 (ports A and D) and FPGA. Part of FPGA is shown.
C
Page 3: Input Port B, two cascaded buffers feeding AD6635 (ports B and C) and FPGA. Part of FPGA is shown. Page 4: Altera Apex 20K FPGA. I/O banks 1, 3, 4 and 6 shown. Page 5: Altera Apex 20K FPGA I/O banks 7 and 8. IDT72265 FIFO for storing captured data. Page 6: Parallel Port headers for parallel ports A, B, C, D of AD6635. Parallel port clock delays also shown. Page 7: Link Port headers for link ports A, B, C, D of AD6635. Page 8: Voltage regulators for 5V, 3.3V, 2.5V and 1.8V. PC parallel port connector and parallel port transceiver 74LVX161284A
C
B
B
A
A
PLL 6635CE01A_TITLE
KY
6
5
4
3
2
1
AD6635_EvalBoard_Schematic Application Note analog Download PDF
Add this permalink to your bookmarks for future download of AD6635_EvalBoard_Schematic ApplicationNote
Permalink: http://application.emcelettronica.com/analog/AD6635_EvalBoard_Schematic
