rej05b1000_38d2ap| Application Note
APPLICATION NOTE
38D2 Group
Clock Generating Circuit (Processing During a Power Failure)
1. Abstract
The following article introduces and shows an example of how to use the Clock Generating Circuit (Processing During a Power Failure) in the 38D2 Group.
2. Introduction
The application explained in this document applies to the following MCU and parameters: Applicable MCU: 38D2 Group (QzROM version) Main clock oscillation frequency (f(XIN)): 8 MHz Sub clock oscillation frequency (f(XCIN)): 32.768 kHz OSCSEL pin: "L" input The flash memory version does not have the OSCSEL pin. The on-chip oscillator does not stop in low-speed mode. When reducing current consumption, stop the on-chip oscillator using the program. This sample program may include operations of unused bit functions for the convenience of the SFR bit layout. Set the values according to the user system operating parameters.
REJ05B1000-0100/Rev.1.00
April 2007
Page 1 of 7
rej05b1000_38d2ap Application Note renesas Download PDF
Add this permalink to your bookmarks for future download of rej05b1000_38d2ap ApplicationNote
Permalink: http://application.emcelettronica.com/renesas/rej05b1000_38d2ap
